

# SYCL – Introduction and Best Practices

---

Thomas Applencourt - [apl@anl.gov](mailto:apl@anl.gov)

Argonne Leadership Computing Facility  
Argonne National Laboratory  
9700 S. Cass Ave  
Argonne, IL 60349

# Table of contents

1. Introduction

2. Theory

3. Live-demo

4. Conclusion

# Introduction

---

# What programming model to use to target GPU?

- OpenMP (pragma based)
- Cuda (proprietary)
- Hip (low level)
- OpenCL (low level)
- Kokkos, raja, OCCA (high level, abstraction layer, academic project)


# What is SYCL™?

1. Target C++ programmers (template, lambda)
  - 1.1 No language extension
  - 1.2 No pragmas
  - 1.3 No attribute
2. Borrow lot of concept from battle tested OpenCL (platform, device, work-group, range)
3. Single Source (two compilation pass)
4. **Implicit data-transfer**
5. SYCL is a Specification developed by the Khronos Group (OpenCL, SPIR, Vulkan, OpenGL)

# SYCL Implementation

SYCL, OpenCL and SPIR-V, as open industry standards, enable flexible integration and deployment of multiple acceleration technologies

SYCL enables Khronos to influence ISO C++ to (eventually) support heterogeneous compute



**Multiple Backends in Development**  
SYCL beginning to be supported on multiple low-level APIs in addition to OpenCL e.g. ROCm and CUDA  
For more information: <http://sycl.tech>

<sup>1</sup>Credit: Khronos groups (<https://www.khronos.org/sycl/>)

# Goal of this talk

1. Give you a feel of SYCL
2. Go through code examples
3. Teach you enough so that can search for the rest if you interested
4. Question are welcomed! <sup>2</sup>

---

<sup>2</sup>Please use google-doc or chat. Will be answers during section breaks or by email if we are short on time

# Theory

---




# Memory management: SYCL innovation

1. Buffers **encapsulate** your data
2. Accessors **describe** how you access those data
3. Buffer destruction will cause **synchronization**

# Implicit Loop

- A Kernel is invoked once for each **work item**<sup>4</sup>
- **local work size** Work items are grouped into a **work group**<sup>5</sup>
- The total number of all work items is specified by the **global work size**



<sup>4</sup>similar to *MPI\_rank*

<sup>5</sup>similar to *pragma omp simdlen/safelen*

<sup>6</sup>Credit The OpenCL Programming Book by Fixstars

# Implicit Loop

```
1 global_work_size = 24 ; local_work_size = 8
```

SYCL / Opencl / CUDA:

```
1 parallel_for<global_work_size,local_work_size>(mykernel);
```


Explicit loop<sup>7</sup>

```
1 # wG = work_group ; wC = work_item
```

```
2 for (wG_id=0; wG_id++; wG_id < (global_work_size / local_work_size)
```

```
3     for (local_wI_id=0; local_wI_id++; local_wI_id < local_work_size)
```

```
4         global_wI_id = local_wI_id + wG_id*local_wG_size
```



<sup>7</sup>Using chunking / tiling / vectorization technique

Live-demo

---

1. Using Argonne Cluster for convenience
2. Using Intel SYCL (DPC++) compiler
3. Running on Intel Integrated Graphic Iris Gen9
4. Example available at  
*<https://github.com/alcf-perfengr/sycltrain>*

## Conclusion

---

# Conclusion

1. SYCL is C++
2. Lost of Vendors / Hardware supported (Intel, nvidia, AMD / CPU, GPU, FPGA)
3. Implicit data-movement by default (Buffer / Accessors concepts)

# Lot of goods resources online

## Spec

1. <https://www.khronos.org/registry/SYCL/specs/sycl-1.2.1.pdf>
2. <https://www.khronos.org/files/sycl/sycl-121-reference-card.pdf>

## Examples

1. <https://github.com/codeplaysoftware/computecpp-sdk/tree/master/samples>
2. <https://github.com/alcf-perfengr/sycltrain>

## Documentations

1. <https://sycl.tech/>
2. Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL (ISBN 978-1-4842-5574-2)

Thanks you! Do you have any questions?